Charge Trapping in Ultrathin Hafnium Silicate/Metal Gate Stacks

P. Srinivasan, Student Member, IEEE, N. A. Chowdhury, and D. Misra, Senior Member, IEEE

Abstract—Charge trapping characteristics of MOCVD HfSi_xO_u (20% SiO₂) gate stack of n-MOSFETs during substrate injection have been investigated. Positive constant voltage stress (CVS) and constant current stress (CCS) were applied at the gate of $TiN-HfSi_xO_y-SiO_2/p-Si$ n-MOSFETs having EOT of 2 nm. Significant electron trapping is observed from the positive shift of threshold voltage (ΔV_t) after stress. Curve fitting of the threshold voltage shift data confirms power law dependence for Hf-silicate gate stacks. Charge pumping measurements for both cases showed significant electron trapping at bulk Hf-silicate while interface trap generation was comparatively insignificant. A turn-around effect is noticed for ΔV_t as the stress current and voltage increases under CCS and CVS. Dependence of spatial distribution of charge trapping at shallow traps on stress level in the Hf-silicate film and redistribution of trapped charges during and after removal of stress is possibly responsible for the turn-around effect.

Index Terms—Charge pumping, charge trapping, hafnium silicate, high- κ , metal gate, substrate injection.

I. INTRODUCTION

AFNIUM-BASED dielectrics are under intense investigation to replace the conventional SiO₂ [1], in order to meet the ITRS requirements for leakage current and oxide thickness. Charge trapping is an area of concern for these devices. HfO₂, a potential candidate for replacement, suffers from significant charge trapping as reported by Zhu [2] and Zafar [3] et al., when used with poly-Si gate. Hafnium silicate, another potential candidate, though has lower dielectric constants, has better leakage characteristics, improved ΔV_t , lower mobility degradation, and allow larger thermal budgets during processing than HfO₂ [4]. We have investigated the charge trapping characteristics of MOCVD HfSi_xO_y (20% SiO₂) gate stack with TiN gate by applying CVS and CCS on n-MOSFETs, in substrate injection mode.

II. EXPERIMENTAL

Transistors were fabricated by standard CMOS process flow where MOCVD was used to deposit the gate dielectric. The stack was formed with a thin interfacial layer of 1.0-nm $\rm SiO_2$ followed by 3.5-nm-thick 20% $\rm SiO_2$ -hafnium silicate layer with physical thickness of $t_{\rm ox}=4.5$ nm (EOT = 2+/-0.03 nm). These devices were subjected to NH₃ PDA at 700 °C for 60 s,

Manuscript received September 13, 2005. This work was supported by the National Science Foundation under Award ECS-0140584. The review of this letter was arranged by Editor E. Sangiorgi.

The authors are with the Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ 07102 USA (e-mail: dmisra@njit.edu).

Digital Object Identifier 10.1109/LED.2005.859677

to improve the leakage performance. Physical characterization details of these structures can be found elsewhere [5].

n-MOSFETs with W/L=10/0.25 were considered for stress, which were performed on fresh devices with uniform threshold voltages. Constant voltage stress (CVS) was applied with gate bias $V_g=1$, 1.5, 2, and 3 V while constant current stress (CCS) [6] with current densities of 2, 4, 10, and 20 A/cm² ($I_g=50$, 100, 250, and 500 nA) were applied at the gate using a semi-automated test measurement setup with HP4156 semiconductor parameter analyzer controlled by a LabVIEW program.

Threshold voltage (V_t) and transconductance (g_m) were measured at regular stress intervals during 5, 10, 100, and 400 s of stress. The substrate current was measured manually (within 1–2 min) using fixed amplitude charge pumping (FACP) method with amplitude of 1.0 V. The de-trapping time was also found to be longer (~ hours) on similar MOS capacitor devices measured in the same die of the wafer [7]. The base voltage of the pulse applied at the gate was swept from 0 to 1.2 V, while the source and the drain were reverse biased by a small voltage of 50 mV. Constant rise and fall times $t_r = t_f = 100$ ns were maintained when a rectangular pulse of frequency f = 1 MHzat the gate were applied during the measurement. The interface trap density was calculated from the charge pumping current $(I_{\rm cp})$ measured before and after the stress [4] using the formula $N_{\rm it} = I_{\rm cp}/qAf\#/$ cm², where q is the electronic charge, A is the area, and f is the frequency of the pulse applied.

III. RESULTS AND DISCUSSION

From Fig. 1(a), a positive shift in threshold voltage (ΔV_t) is observed as the stress time increases, suggesting that electron trapping is dominant in CVS [Fig. 1(a)] and CCS [inset of Fig. 1(a)]. The electron trapping rate increases as the slope of the threshold voltage shift (ΔV_t) also increases with the applied stress time [6]. Curve fit of the data was done using the equation [3] $\Delta V_t(N_{\rm inj}) = \Delta V_{\rm max} \times (1 - \exp(-\sigma_0 \times N_{\rm inj})^\beta)$ where $\Delta V_{\rm max}$ is proportional to total trap density $(qN/C = V_{\rm max}), \sigma_0$ and β are model parameters [8]. A value of $1 \times 10^{12} \text{#/cm}^2$ was taken [8] based on experimentally calculated values, and σ_0 and β were fitted for the values of 1×10^{-14} cm² and $0.37 \sim 0.45$, respectively. As $N_{\rm inj} < 1/\sigma_0$, it confirms that ΔV_t follows the power law.

During CVS and CCS, as the injected charge in the oxide increases, increased threshold voltage variation is observed as shown in Fig. 1(b) of ΔV_t versus $Q_{\rm inj}$ plot. It is seen that the slope $\delta V_t/\delta Q_{\rm inj}$ increases as the applied stress voltage (1.5, 2, and 2.5 V) and stress current (inset) increase. The slope variation is higher for 2.5 V compared to that of 2 or 1.5 V. A similar




Fig. 1. (a) Change in threshold voltage (ΔV_t) versus stress time during CVS. Inset: change in threshold voltage (ΔV_t) versus stress time during CCS. Thick lines are experimental data and dotted lines indicate model fit. Filled symbols indicate the data obtained from the experiment while the open symbols indicate the data obtained from the equation. (b) Injected charge $Q_{\rm inj}$ versus change in threshold voltage (ΔV_t) for applied CVS. Inset: injected charge $Q_{\rm inj}$ versus change in threshold voltage (ΔV_t) for applied CCS. Thick lines are experimental data and dotted lines indicate model fit.

case is observed for CCS, where stress current of 10 A/cm² induces greater change compared to 2 A/cm². This suggests that the electron trapping rate increases with the stress voltage and current levels.

Gate current and gate voltage measured during CVS and CCS showed that neutral bulk trap generation might be ruled out as gate current shows negligible change during CVS [9]. Moreover, significant electron trapping might have occurred near the substrate as gate current shows slight decrease for high stress voltages [9], which possibly induced significant positive shift of ΔV_t (Fig. 1). The transconductance (g_m) and subthreshold slope was seen to degrade over the stress time, suggesting the possibility of interface trap generation.

The charge pumping current, measured before and after CVS and CCS, is found to increase with stress voltage (not shown) and current. A shift in the base voltage level of the curve was




Fig. 2. Change in interface trap density $\Delta N_{\rm it}$ calculated using FACP during CCS (1° Y axis) and CVS (2° Y axis) before and after CVS.




Fig. 3. Change in threshold voltage (ΔV_t) versus stress current density for constant stress times during CCS. Inset: change in threshold voltage (ΔV_t) versus stress voltage for constant stress times during CVS. A turn-around effect is noticed at higher values in both cases.

observed for both the cases. A greater change in oxide trap densities $(\Delta Q_{\rm ot})$ near the IL/high- κ and substrate/IL interface (or bulk traps) than a smaller change in interface traps $(\Delta Q_{\rm it})$ was observed [10]. An increase in $I_{\rm cp}$ after the applied stress also suggests a possible increase in interface traps.

Fig. 2 shows the change in interface trap densities $\Delta N_{\rm it}$, calculated before and after the stress of 400 s. A little increase in $\Delta N_{\rm it}$ with $Q_{\rm inj}$ during CCS is noticed, suggesting insignificant interface trap generation. $\Delta N_{\rm it}$ is almost constant during CVS, except for a decrease around 2 V for $Q_{\rm inj} \sim 4 \times 10^3$ C/cm², showing insignificant trap generation for the applied stress voltages. We also observed from conductance measurements on capacitors with identical gate stack [11] that interface state generation is comparatively insignificant even for higher CVS. Therefore, variation of positive ΔV_t for different stress levels is mostly due to electron trapping at bulk hafnium silicate, which also supports our earlier assertions.

The threshold variation is also plotted with applied stress voltage and current densities (Fig. 3). At $V_g=1\,\mathrm{V}$, the electrons




Fig. 4. (a) Band bending induces interface traps at the $HfSi_xO_y/SiO_2$ interface to be filled. (b) Shallow traps toward the $TiN/HfSi_xO_y$ interface are filled due to band alignment. (c) Shallow traps near the $HfSi_xO_y/SiO_2$ interface are filled during stress.

tunneling through the IL from the substrate cannot fill shallow traps due to band alignment [12], but the high- κ /IL states at different energy levels [13] are filled [Fig. 4(a)]. This induces a change in V_t , as the charge centroid resides near the substrate. However, at $V_g=2$ V, electrons fill shallow traps [12] from the high- κ /IL interface [Fig. 4(b)], which induces comparatively lower ΔV_t , as the trapped charge centroid moves away from substrate. However, at $V_g=2.5$ V, electrons fill shallow traps near the high- κ /IL states [Fig. 4(c)] and moves the charge centroid back to near high- κ /IL interface, which induces significant change in V_t . Such a shift in the charge centroid was earlier observed in silicon dioxide-based devices at low temperatures [14].

At lower current stress ($I_g=50$ nA), the gate voltage may induce charge trapping phenomenon as shown in Fig. 4(b). As the stress level is increased ($I_g=100$ nA), the gate voltage increases and induces higher $\Delta V_{\rm t}$, which may be due to higher charge trapping near the high- κ /IL interface [Fig. 4(c)]. However, at stress levels of $I_g=500$ nA, the charge centroid moves toward the gate, as trapped charge redistribution [15] may occur during stress under high electric field, which induces low ΔV_t .

IV. CONCLUSION

Charge trapping characteristics of an MOCVD $HfSi_xO_y$ (20% SiO_2) gate stack of n-MOSFETs during substrate injection were investigated. Electron trapping is observed from the positive shift of the threshold voltage (ΔV_t) during CVS and CCS. Curve fit of the data confirmed the power law dependence of stress-induced threshold voltage shift. Charge pumping measurements for both cases showed significant electron trapping

at bulk Hf–silicate while interface trap generation was comparatively insignificant. A turn-around effect is noticed for ΔV_t as the stress current density increases during CCS. Dependence of spatial distribution of charge trapping at shallow traps in bulk Hf–silicate film on band bending at different gate voltages and redistribution of trapped charges during and after removal of stress may be responsible for turn-around effect.

ACKNOWLEDGMENT

The authors would like to thank R. Choi and B. H. Lee of SEMATECH, Austin, TX, for supplying devices and helpful discussions.

REFERENCES

- [1] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-κ gate dielectrics: Current status and materials properties considerations," *J. Appl. Phys.*, vol. 89, no. 10, pp. 5243–5253, May 2001.
- [2] W. J. Zhu, T. P. Ma, S. Zafar, and T. Tamagawa, "Charge trapping in ultrathin hafnium oxide," *IEEE Electron Device Lett.*, vol. 23, no. 10, pp. 597–599, Oct. 2002.
- [3] S. Zafar, A. Callegari, E. Gusev, and M. V. Fischetti, "Charge trapping in high-κ gate dielectric stacks," in *IEDM Tech. Digest*, 2002, pp. 517–520.
- [4] C. D. Young, G. Bersuker, G. A. Brown, C. Lim, P. Lysaght, P. Zeitzoff, R. W. Murto, and H. R. Huff, "Charge trapping in MOCVD hafniumbased gate dielectric stack structures and its impact on device performance," in *Proc. IEEE Int. Rel. Workshop*, 2003, pp. 28–35.
- [5] P. S. Lysaght, B. Foran, G. Bersuker, L. Larson, R. W. Murto, and H. R. Huff, "Physical and electrical characterization of hafnium silicate thin films," in *Proc. Mat. Res. Soc. Symp., Materials Research Society*, vol. 747, 2003, pp. 133–138.
- [6] A. Kerber, E. Cartier, L. Pantisano, M. Rosmeulen, R. Degraeve, T. Kauerauf, G. Groeseneken, H. E. Maes, and U. Schwalke, "Characterization of the V_t-instability in SiO₂/HfO₂ gate dielectrics," in *Proc. IEEE 41st Annu. Int. Rel. Phys. Symp.*, 2003, pp. 41–45.
- [7] N. A. Chowdhury, P. Srinivasan, D. Misra, B. H. Lee, and R. Choi, "Observation of deep bulk defects using low temperature techniques in TiN/HfSi_xO_y gate stack and their role in BTI and HCS effects," in 2nd Int. Symp. Adv. Gate Stack Tech., 2005, p. 77.
- [8] S. Zafar, A. Callegari, E. Gusev, and M. V. Fischetti, "Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks," J. Appl. Phys., vol. 93, no. 11, pp. 9298–9309, 2003.
- [9] M. Houssa, Ed., High-κ Gate Dielectrics. Bristol, U.K.: Inst. Physics Publishing, 2004.
- [10] K. Onishi, R. Choi, C. S. Kang, H.-J. Cho, Y. H. Kim, R. E. Nieh, J. Han, S. A. Krishnan, M. S. Akbar, and J. C. Lee, "Bias-Temperature instabilities of polysilicon gate HfO₂ MOSFETs," *IEEE Trans. Electron Devices*, vol. 50, no. 6, pp. 1517–1524, Jun. 2003.
- [11] N. A. Chowdhury, P. Srinivasan, and D. Misra, "Charge trapping characteristics of TiN/HfSi_xO_y/SiO₂/p-Si MOS devices under stress," *Proc. SEMATECH Int. Workshop Elec. Char. Rel. for High-κ Dev.*, p. 61, 2004.
- [12] G. Lucovsky, C. C. Fulton, Y. Zhang, Y. Zou, J. Luning, L. Edge, J. L. Whitten, R. J. Nemanich, H. Ade, D. G. Schlom, and V. V. Afanase'v, "Intrinsic band edge traps in transition metal/lanthanide rare earth oxides, silicates, aluminates and complex oxides: The root cause of charge trapping in high-κ dielectrics," in *Proc. SEMATECH Int. Workshop Elec. Char. Rel. for High-κ Dev.*, 2004, p. 95.
- [13] Z. Xu, L. Pantisano, A. Kerber, R. Degraeve, E. Cartier, S. De Gendt, M. Heyns, and G. Groeseneken, "A study of relaxation current in high-κ gate dielectric stacks," *IEEE Trans. Electron Devices*, vol. 51, no. 3, pp. 402–408, Mar. 2004.
- [14] D. R. Young, E. A. Irene, D. J. DiMaria, R. F. De Keersmaecker, and H. Z. Massoud, "Electron trapping in SiO₂ at 295 and 77°K," J. Appl. Phys., vol. 50, pp. 6366–6372, 1979.
- [15] R. Choi, R. Harris, B. H. Lee, C. D. Young, J. H. Sim, and G. Bersuker, "Charge trapping characteristics of high-κ nMOS under AC stress," in Proc. SEMATECH Int. Workshop Elec. Char. Rel. for High-κ Dev., 2004, p. 153.