set encoding gray
set vhdl_write_component_package FALSE
set vhdl_write_use_package {library ieee,adk; use ieee.std_logic_1164.all; use adk.all}
set edifout_power_ground_style_is_net TRUE
report_area -cell
report_delay -num_paths 1 -critical_paths -clock_frequency
report_constraints