The down-scaling trend of complementary metal oxide semiconductor (CMOS) field effect transistor (FET) will continue as it decreases the cost per function on a chip, decreases power consumption, and increases performance. To reduce power consumption from gate oxide leakage, Intel Corporation has successfully introduced high $k$ dielectrics for 45 nm CMOS technology. We have, therefore, come a long way since a feature article on this topic was published in Interface in 2005. Many deposition and reliability issues have been resolved on silicon substrate. To further enhance the performance and with recent advancement of high $k$ metal gate technology, the semiconductor industry is again showing interest in high-mobility substrates such as Ge and III-V materials for CMOS technologies. Direct deposition of high $k$ dielectric somehow reduces the burden of finding a stable oxide such as SiO$_2$ in Si. While Ge is being considered for high hole mobility, III-V materials such as GaAs, InP, InGaAs, InAs, and GaSb are being considered for their high electron mobility. Once these materials are integrated into the MOS device architecture, it will lead to a functional diversification with additional applications like high performance analog/RF devices.

According to the perspective on future evolution of CMOS technologies as presented at the International Technology Roadmap for Semiconductors (ITRS) (2010 edition) several critical issues need to be resolved before these channel materials are integrated into the CMOS device/process technologies. Several recent ECS symposia, “Dielectrics on Nanosystems” “High Dielectric Constant and Other Dielectric Materials for Nanoelectronics and Photonics” and “Graphene, Ge/III-V, Dielectric Materials for Nanoelectronics” have addressed these issues. First, alternate channel materials co-integrated with high $k$ dielectric are required to implement high mobility n and p channels. Because III-V semiconductors have high electron mobility, (but low hole mobility), while germanium conversely has high hole mobility (but low electron mobility), selective growth of alternate channel materials in desired locations with controlled properties and directions on silicon wafers has become necessary. Second, formation of low-resistive source and drain with the allowed thermal budget is also required. Third, the channel structures may be different if the scaled device structures are modified to either FinFETs or nanowire structures.

The other critical issue is the growth of high $k$ dielectrics with an unpinned Fermi level in the alternate channel material. This issue schematically outlined in Fig. 1. Electrical performance of the high $k$/substrate interface depends on the deposition process, type of high $k$ dielectric, and precise selection of deposition parameters, predeposition surface treatments, and subsequent annealing temperatures. Some types of dielectric materials may not easily nucleate in the same way on every type of substrate. Once the dielectric is deposited, it may form a native oxide that could be detrimental to the electrical parameters of the interface. Pre- and post-deposition treatment may lead to different passivation mechanisms to improve the electrical properties. Unlike silicon, where the interface is well understood, the nature of the unpassivated dangling bonds may vary for various high-mobility substrates. Some of these interface states may be passivated by simple forming gas anneal or nitridation where others may require specialized passivation methods such as a-silicon, germanium or sulfur. Recent initiatives in this technology area outline the focus of current research to understand the interface states in high mobility substrates. Here some of the interface properties of high-$k$ and the high-mobility channel materials are reviewed for both Ge and various III-V substrates.

**Interface Electrical Parameters**

The semiconductor-insulator interface is typically characterized by capacitance-voltage (CV) measurements of the MOS or MIS structure as a function of frequency and by analyzing interface state density ($D_i$). In the Si/SiO$_2$ interface silicon dangling bonds, the so-called $P_x$ centers mainly contribute to the interface states and are distributed in the silicon band gap. In high-mobility substrates such as Ge or III-V materials, on the other hand, the interface states originate from native defects that are not clearly understood. The distribution of these states is mostly collapsed to either conduction band or valence band depending on the semiconductor. A large density of interface states can cause Fermi level pinning. As the change of charge in depletion region due to external field or substrate doping is minimal because of interfacially trapped charge it leads to minimal band bending. The interface state density can be estimated from CV or conductance measurements. A modified Terman Method can also be used for calculating $D_i$ for high-mobility substrates with high-$k$ gate dielectrics. As the interface defect occupancy changes as a function of gate bias a stretch-out is observed in the high-frequency CV curve (Fig. 2). Frequency dispersion in accumulation and depletion regions in the CV curve is due to the strong presence of high interface state.

(continued on next page)
Density densities. A large inversion capacitance frequency dispersion is possible depending on the interface trap lifetime.

**High $k$/Ge Interface**

The unstable native oxide on Ge was the biggest stumbling block in the past for very large-scale integration of CMOS devices in Ge. With high-$k$ gate dielectrics the Ge/high-$k$ interface still remains a concern if the native GeO$_2$ is not controlled properly. During early stages, devices made by depositing HfO$_2$ directly on Ge demonstrate significant hysteresis, mainly due to the formation or growth of an unstable interfacial layer of GeO$_2$ during or after the HfO$_2$ deposition. Diffusion of Ge into HfO$_2$ is also a problem. To achieve excellent electrical performance of Ge devices with high-$k$ gate stacks rigorous interface engineering work has been carried out. For example, O$_2$ annealing of deposited HfO$_2$ on Ge formed a stable hafnium germanate layer serving as an oxygen barrier compared to GeO$_2$. Even though it forms a thinner interfacial layer compared to silicon this layer contributes to high interface state density.$^{14}$ When a thin GeO$_x$N$_y$ film is deposited on Ge substrate prior to HfO$_2$ deposition, Ge p-MOSFETs showed a twofold enhancement in mobility but the interface state density still remained very high.$^{13}$ Additionally, different gate stacks of Ge oxynitride (GeO$_x$N$_y$) using either thermal or plasma anodic nitridation$^{16,17}$ or GeON with low temperature gate oxide was used to form Ge MOSFETs.$^{18}$ However, these gate stacks are not very scalable.

In another example of interface engineering, surface-nitridation of the Ge substrates was done prior to HfO$_2$ deposition by exposing the surface to an atomic N beam from a remote RF source.$^{19,20}$ Significant dispersion in inversion region was observed for the nitrided sample as the frequency is reduced, indicating the presence of slow interface states. Similar dispersion was also observed by others$^{21}$ in the inversion region on p-type substrate after the Ge surface was treated with O and N beams. It was concluded that the dispersion observed in the accumulation region as a function of frequency is mainly because of the series resistance effect. An increase was observed in the accumulation capacitance of nitrided devices by a factor of 3 at high frequency compared to non-nitrided devices. This observation implies that surface nitridation improved the quality of the gate dielectric and possibly helped in restricting further growth of the interfacial layer$^{22}$ but yet degraded it by introducing a large number of interface defects.

Surface treatment of Ge substrate prior to gate dielectric deposition seems to improve MOS device quality but it is not integration worthy. For example, Ge surface passivation was done by forming a thin Ge oxynitride film,$^{23,21}$ by NH$_3$ annealing,$^{22}$ by depositing...
Si and subsequently oxidizing it,\textsuperscript{24} or by SiH\textsubscript{4} annealing.\textsuperscript{22} Ultra-thin SiO\textsubscript{2}/GeO\textsubscript{2} bi-layer passivation was used to reduce the interface state density.\textsuperscript{25} It was also demonstrated that initial treatment of Ge surface by atomic N beam seems to improve the physical and electrical characteristics of MOS capacitors.\textsuperscript{26} In most of the cases the interface shows a high trap density (D\textsubscript{it}) regardless of the surface treatment. Exploring the interface through electron spin resonance measurement resulted in no evidence of Ge dangling bonds at the Ge/ HfO\textsubscript{2} interface and the dominant contributors to interface traps were the defect centers in the dielectric layer close to the interface.\textsuperscript{27} It is, therefore, possible that the quality of the interfacial layer has significant impact on the interface state density and this notion has led to fine control the GeO\textsubscript{2} interlayer by thermally growing it.

Recently, it has been demonstrated\textsuperscript{28} that when GeO\textsubscript{2} is grown on p-type Ge surface by thermal oxidation, an improved Ge/GeO\textsubscript{2} interface is obtained with a D\textsubscript{it} of 10\textsuperscript{11} cm\textsuperscript{-2}eV\textsuperscript{-1} without any annealing or interfacial passivation. As shown in Fig. 3a the interface state density decreased with an increase of oxidation temperature. However, when the temperature increased above 600°C non-uniformity in GeO\textsubscript{2} film was observed. In addition, to fabricate the transistor, a passivation or capping layer was required to protect the water-soluble GeO\textsubscript{2}. Ozone-oxidized Ge/GeO\textsubscript{2} interface\textsuperscript{29} also reduced the D\textsubscript{it} as shown in Fig. 3b and once temperature increases above 400°C, D\textsubscript{it} started to increase.

Theoretical calculation suggests that even if high-quality GeO\textsubscript{2} results when the high k dielectric is deposited, oxygen vacancies tend to migrate towards GeO\textsubscript{2} degrading the interface.\textsuperscript{30} This further leads to the existence of doubly-occupied Ge dangling bonds near the middle of the Ge band gap.\textsuperscript{31} Incidentally, these were not detected by ESR because of their density lies below the ESR detection limit due to the viscoelastic properties of GeO\textsubscript{2}. These defects may trap electrons limiting the performance of the device.\textsuperscript{30}

Various process optimization techniques are currently employed to make the interface superior. Excellent interface states were observed by scavenging the GeO\textsubscript{2} layer from the interface by low-temperature annealing.\textsuperscript{32} On the other hand, a very short-term plasma oxidation through the high k gate dielectric suppressed D\textsubscript{it} while maintaining an ultra-thin EOT.\textsuperscript{33} Mobility enhancement in the Ge channel will be possible once the interface state density is significantly reduced and stable during normal operation. Given the above, it is imperative that a permanent solution with high quality sub-nanometer GeO\textsubscript{2} at the Ge/GeO\textsubscript{2} interface is required to integrate Ge into standard CMOS technology. Even though some works on negative bias temperature instabilities were reported,\textsuperscript{34} the jury is still out on reliability concerns associated with this interface.

### High k/III-V Interface

The high k/III-V interface is rather more complicated and generally leads to a high interface state density because of the intrinsic properties of III-V surfaces and the nature of their oxidation chemistry. For example, it is known that on a GaAs surface (As-rich) a complete monolayer of As cannot exist thermodynamically as relaxation of the As-dimer block is essential for As-rich surface stability.\textsuperscript{35} During oxidation, electrically active interface defects can be formed that are attributable to the As-dimers.\textsuperscript{36} This leads to a poor quality HfO\textsubscript{2}/GaAs interface and an increased concentration of interface states with attendant Fermi-level pinning.\textsuperscript{37}

Figure 4 shows the high-frequency CV characteristics of n-MOS Ti-Au/HfO\textsubscript{2}/GaAs MOS capacitor at different temperatures.\textsuperscript{37} Strong stretch-out in the CV curves suggests that the device has a large concentration of donor-like interface states. As the temperature decreases from 298K to 150K the inversion capacitance decreases due to an increase in the time constant of the interface traps. Frequency dispersion in the accumulation region is typical of high k gate oxides on GaAs\textsuperscript{38} and is due to the presence of As-O or Ga-O as an inhomogeneous layer at the interface. Interface traps are mainly responsible for dispersion\textsuperscript{19} in the depletion region. The interface quality has been improved significantly since then. However, degradation of interfacial composition warrants a reliable interface passivation scheme on III-V semiconductors to eliminate or control Fermi level pinning.\textsuperscript{40,41}

Most of the recent passivation techniques show quality improvement but have some limitations. For example, incorporation of a monolayer of Si or Ge makes the interface\textsuperscript{42} robust but we are back to Si or Ge on III-V materials. Nitrogen or sulfur passivation is also used to improve the interface characteristics.\textsuperscript{33,34}

Variation of process conditions and low temperature oxidation at times make unpinning of the Fermi level possible. The Fermi level of HfO\textsubscript{2}/In\textsubscript{0.53}Ga\textsubscript{0.47}As interface can also be unpinned by post-deposition forming gas anneal due to significant reduction in D\textsubscript{it}.\textsuperscript{39} Deposition of a monolayer of Al\textsubscript{2}O\textsubscript{3} on In\textsubscript{0.53}Ga\textsubscript{0.47}As prior to HfO\textsubscript{2} growth resulted in an improvement of the interface and reduction in D\textsubscript{it} due to removal of In\textsubscript{0.53}Ga\textsubscript{0.47}As native oxide in a so-called self-cleaning process.\textsuperscript{46}

A combination of pre-deposition ECR plasma nitridation of InGaAs surface followed by post-deposition annealing significantly reduces the interface state density.\textsuperscript{25} By employing a low-temperature plasma-enhanced-ALD (PEALD) Al\textsubscript{2}O\textsubscript{3} on GaSb\textsuperscript{47} an unpinned Fermi level was demonstrated in Al\textsubscript{2}O\textsubscript{3}/GaSb MOS capacitor as compared to regular ALD deposited Al\textsubscript{2}O\textsubscript{3} on GaSb. Minimization of elemental Sb formation at the Al\textsubscript{2}O\textsubscript{3}/GaSb interface due to suppression of Sb\textsubscript{2}O\textsubscript{3} reduction to metallic Sb results from the low temperature processing involved in PEALD\textsuperscript{37} (Fig. 5). Sb\textsubscript{2}O\textsubscript{3} reacts with GaSb forming Ga\textsubscript{2}O\textsubscript{3} and elemental Sb and the kinetics of this reaction are suppressed once the temperature is reduced. Several such passivation schemes and process conditions are currently being applied to improve interface characteristics.

From the above few examples, the high k/III-V interface quality seems to be a function of surface chemistry, surface orientation of the substrate, and position of the electrically active defects on the band gap. Temperature measurements on MOS capacitors using high k on III-V are required to understand the mid-gap interface trap density. Use of high temperatures\textsuperscript{48} and low temperature\textsuperscript{49,50} provides additional device information as the trapping predominantly occur at the interface.

(continued on next page)
The Dit distribution in the band gap that determines Fermi level pinning is a result of unpassivated dangling bonds on the III-V surface and the defect generated during processing. These defects are typically due to the oxidation and consequent formation of electrically-active interface defects. An empirical model GaAs MOS structure reveals that the energy levels of interface states in the GaAs band gap (Fig. 6) that possibly dictate the extent of Fermi level pinning are at 0.75 eV and 0.5 eV and are due to missing As and Ga respectively.\textsuperscript{51} The first situation is associated with <111>A GaAs whereas the latter is typically noticed for the <100> orientation.\textsuperscript{51,52} The precise details of the exact location of the energy levels of a particular III-V compound surface depend on the processing details.\textsuperscript{39} The physics related to III-V substrate and the surface chemistry is summarized in a book chapter.\textsuperscript{52}

**Summary**

The interface defect response at the high $k$ and high-mobility substrate interface has been discussed in this short review. The impact of interface passivation techniques to optimize device performance was outlined. From the electrical performance, the interface characteristics seem to depend on the deposition process, combination of deposition parameters, the substrate surface orientation, pre-deposition surface treatments, and subsequent annealing temperatures. Some recent developments of the high $k$/Ge interface and high $k$/III-V interface and their characterization were discussed.

**About the Author**

**Durga Misra** is a professor of Electrical and Computer Engineering at the New Jersey Institute of Technology. He received his PhD in electrical engineering from University of Waterloo, Canada. Dr. Misra’s research interests include study of gate dielectrics including high $k$ dielectrics and their interfaces in nanoscale CMOS devices. Dr. Misra has been a member of ECS since 1985 and is currently serving on the Society’s Technical Affairs Committee. He served as the Chair of the Dielectric Science and Technology (DS&T) Division from 2001 to 2010. He is also a co-organizer of many different symposia sponsored by DS&T.

---

**Fig. 5.** XPS analyses of the Sb 4d region for ALD and PEALD samples show the presence of Ga-oxides. The ALD sample shows no evidence for Sb-oxides but PEALD samples have substantial Sb-oxides.\textsuperscript{47}

**Fig. 6.** The distribution and the minimum value of Dit depend on processing conditions.