

## MOS Transistor Theory

- MOSFET Symbols
- Current Characteristics of MOSFET
- Calculation of  $V_t$  and Important 2<sup>nd</sup>-Order Effects
- Small-Signal MOSFET Model
- Summary

Material from: *CMOS VLSI Design* By Weste and Harris  
& *Principles of CMOS VLSI Design*

By Neil E. Weste and Kamran Eshraghian

Durga Misra  
ECE Dept., NJIT, Newark, NJ

September 7, 2006

VLSI Design - I Lect. 3

1

---

---

---

---

---


---

---

---

## MOS Symbols and Characteristics

- MOS – majority carrier device
- Carriers:  $e^-$  in  $n$ MOS, holes in  $p$ MOS
- $V_t$  – channel threshold voltage (cuts off for voltages  $< V_t$ )
- Transistor gate, source, drain all have capacitance
  - $I = C (\Delta V / \Delta t) \Rightarrow \Delta t = (C/I) \Delta V$
  - Capacitance and current determine speed
- Derive current-voltage (I-V) relationships



September 7, 2006

VLSI Design - I Lect. 3

2

---

---

---

---

---


---

---

---

## $n$ MOS Enhancement Transistor

- Moderately doped  $p$  type Si substrate
- 2 Heavily doped  $n^+$  regions



September 7, 2006

VLSI Design - I Lect. 3

3

---

---

---

---

---


---

---

---

## ***I vs. V Plots***

- Enhancement and depletion transistors
  - CMOS – uses only enhancement transistors
  - nMOS – uses both



September 7, 2006

VLSI Design - I Lect. 3

4

---

---

---

---

---

---

---

---

## ***Materials and Dopants***

- SiO<sub>2</sub> – low loss, high dielectric strength
  - High gate fields are possible
- n type impurities: P, As, Sb
- p type impurities: B, Al, Ga, In

September 7, 2006

VLSI Design - I Lect. 3

5

---

---

---

---

---


---

---

---

## ***Accumulation, Depletion & Inversion***

- Surface of underlying p type Si said to be inverted
- Gate and body form MOS capacitor
- Operating modes
  - Accumulation
  - Depletion
  - Inversion



September 7, 2006

VLSI Design - I Lect. 3

6

---

---

---

---


---

---

---

---

## Accumulation, Depletion & Inversion



September 7, 2006

VLSI Design - I Lect. 3

7

---

---

---

---

---

---

---

---

## Bipolar vs. MOS Transistors

- Bipolar – *p-n* junction – metallurgical
- MOS
  - Inversion layer / substrate junction field-induced
  - Voltage-controlled switch, conducts when  $V_{gs} \geq V_t$
  - $e^-$  swept along channel when  $V_{ds} > 0$  by horizontal component of  $\vec{E}$
  - Pinch-off – conduction by  $e^-$  drift mechanism caused by positive drain voltage
  - Pinched-off channel voltage:  $V_{gs} - V_t$  (saturated)
  - Reverse-biased *p-n* junction insulates from the substrate

September 7, 2006

VLSI Design - I Lect. 3

8

---

---

---

---

---

---

---

---

## JFET vs. FET Transistors

- Junction FET (JFET) – channel is deep in semiconductor
- MOSFET – For given  $V_{ds}$  &  $V_{gs}$ ,  $I_{ds}$  controlled by:
  - Distance between source & drain  $L$
  - Channel width  $W$
  - $V_t$
  - Gate oxide thickness  $t_{ox}$
  - $\epsilon$  gate oxide
  - Carrier mobility  $\mu$

September 7, 2006

VLSI Design - I Lect. 3

9

---

---

---

---


---

---

---

---

## JFET Transistor




September 7, 2006

VLSI Design - I Lect. 3

10

## Punchthrough and pMOSFET

- Avalanche breakdown for very high  $V_{ds}$  – gate has no control over  $I_{ds}$




September 7, 2006

VLSI Design - I Lect. 3

11

## Terminal Voltages

- Mode of operation depends on  $V_g$ ,  $V_d$ ,  $V_s$ 
  - $V_{gs} = V_g - V_s$
  - $V_{gd} = V_g - V_d$
  - $V_{ds} = V_d - V_s = V_{gs} - V_{gd}$



- Source and drain are symmetric diffusion terminals
  - By convention, source is terminal at lower voltage
  - Hence  $V_{ds} \geq 0$
- nMOS body is grounded. First assume source is 0 too.
- Three regions of operation
  - Cutoff
  - Linear
  - Saturation


September 7, 2006

VLSI Design - I Lect. 3

12

## nMOS Cutoff

- No channel
- $I_{ds} = 0$
- $V_{gs} < V_t$




September 7, 2006

VLSI Design - I Lect. 3

13

## nMOS Linear

- Channel forms
- Current flows from d to s  
– *e* from s to d
- $I_{ds}$  increases with  $V_{ds}$
- Similar to linear resistor




September 7, 2006

VLSI Design - I Lect. 3

14

## nMOS Saturation

- Channel pinches off
- $I_{ds}$  independent of  $V_{ds}$
- We say current saturates
- Similar to current source



September 7, 2006

VLSI Design - I Lect. 3

15

## $V_t$ Dependencies

- Gate material
- Gate insulation material
- Gate insulator thickness
- Channel doping
- Impurities at Si – SiO<sub>2</sub> interface
- $V_{sb}$  – voltage from source to substrate
- $|V_t| \propto 1/T$ 
  - $-4 \text{ mV}/^\circ\text{C}$  High substrate doping
  - $-2 \text{ mV}/^\circ\text{C}$  Low substrate doping

September 7, 2006

VLSI Design - I Lect. 3

16

## Non Deep-Submicron Threshold Equations


- $V_t = \underbrace{V_{t,mos}}_{\text{Ideal } V_t \text{ of Ideal MOS Capacitor}} + \underbrace{V_{fb}}_{\text{Flat-band voltage – point at which energy levels go flat}}$
- $V_{t,mos} = 2 \phi_b + \frac{Q_b}{C_{ox}}$
- $\phi_b = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right)$ , bulk potential difference between Fermi level of doped & intrinsic Si
- $C_{ox}$  = oxide capacitance
- $Q_b$  = bulk charge =  $\sqrt{2 \epsilon_{Si} q N_A 2 \phi_b}$
- $n_i = 1.45 \times 10^{10} \text{ cm}^{-3}$  at 300 °K

September 7, 2006

VLSI Design - I Lect. 3

17

## Threshold Equations (cont'd)



- ☐  $E_i$  as reference energy level
- ☐ Conditions due to different  $\phi_s$  values
  - ☐  $\phi_s = 0$ , Flatband Condition
  - ☐  $\phi_s < 0$ , Accumulation
  - ☐  $\phi_s > 0$ , Depletion
  - ☐  $\phi_s > 0$  &  $\phi_s > \phi_F$ , Inversion
- ☐ Condition for strong inversion

September 7, 2006

VLSI Design - I Lect. 3

18

## Threshold Equations (cont'd)

- $k$  = Boltzmann's constant =  $1.380 \times 10^{-23}$  J/°K
- $q$  =  $1.602 \times 10^{-19}$  C (1 e<sup>-</sup> charge)
- $kT/q$  = 0.02586 V, at 300 °K (thermal voltage)
- $\epsilon_{Si} = 1.06 \times 10^{-12}$  F/cm
- Intrinsic Fermi level – midway between conduction & valence bands
- $p$  Fermi level – closer to valence band
- $n$  Fermi level – closer to conduction band
- $V_{fb} = \phi_{ms} - \frac{Q_{fc}}{C_{ox}}$
- $Q_{fc}$  = fixed charge due to imperfections in Si – SiO<sub>2</sub> interface and due to doping

September 7, 2006

VLSI Design - I Lect. 3

19

---

---

---

---

---

---

---

---

## Threshold Equations (cont'd)

- $\phi_{ms} = \phi_{gate} - \phi_{Si}$  – work function difference between gate material & Si substrate
- $\phi_{ms} = -\left(\frac{E_g}{2} + \phi_b\right) = -0.9$  V ( $N_A = 1 \times 10^{16}$  cm<sup>-3</sup>)
- $E_g$  = band gap energy of Si  
 $= (1.16 - 0.704 \times 10^{-3} \frac{T^2}{T + 1108})^5$
- $\phi_{ms} \approx -0.2$  V ( $N_A = 1 \times 10^{16}$  cm<sup>-3</sup>)

September 7, 2006

VLSI Design - I Lect. 3

20

---

---

---

---

---

---

---

---

## Adjustments to $V_t$

- Change  $V_t$  by:
  - Changing substrate doping  $N_A$
  - Changing  $C_{ox}$  (use a different insulator) (usual method)
  - Changing surface state charge  $Q_{fc}$  (usual method)
  - Changing  $T$  (temperature)
- Often use a layer of Silicon nitride Si<sub>3</sub>N<sub>4</sub>  $\epsilon_{Si3N4} = 7.5$  on top of SiO<sub>2</sub>
  - Dual dielectric process – gives combined  $\epsilon_{relative} = 6$
  - Electrically equivalent to thinner layer of SiO<sub>2</sub>, leads to higher  $C_{ox}$
- MOS transistors self-isolating if regions between devices cannot be inverted by normal circuit voltages
- High-K

September 7, 2006

VLSI Design - I Lect. 3

21

---

---

---

---

---

---

---

---

## Example

1. Calculate the native threshold voltage for an n-transistor at 300°K for a process with a Si substrate with  $N_A = 1.80 \times 10^{15}$ , a  $\text{SiO}_2$  gate oxide with thickness 200 Å. (Assume  $\phi_{ms} = -0.9\text{V}$ ,  $Q_{ox} = 0$ .)


$$\begin{aligned}\phi_b &= .02586 \ln \left( \frac{1.8 \times 10^{16}}{1.45 \times 10^{10}} \right) \\ &= .36 \text{ volts} \\ \text{with } C_{ox} &= \frac{\epsilon_{ox}}{t_{ox}} \\ &= \frac{3.9 \times 8.85 \times 10^{-14}}{0.2 \times 10^{-5}} \\ &= 1.726 \times 10^{-7} \text{ Farads/cm}^2 \\ V_t &= \phi_{ms} + \frac{\sqrt{2\epsilon_{ox}qN_A} \cdot 2\phi_b}{C_{ox}} + 2\phi_b \\ &= -0.9 + .384 + .72 \\ &= 0.16 \text{ volts}\end{aligned}$$

September 7, 2006

VLSI Design - I Lect. 3

22

## Body Effect



- Series devices –  $V_{sb}$  increases as we proceed along series chain
  - Result: Channel-substrate depletion layer width increases
  - Result – Increased density of trapped carriers in depletion layer
  - For charge neutrality to hold, channel charge must decrease
  - Result:  $V_{sb}$  adds to channel-substrate junction potential, gate-channel voltage drop increases, effectively get a higher  $V_t$

September 7, 2006

VLSI Design - I Lect. 3

23

## I-V Characteristics

- In Linear region,  $I_{ds}$  depends on
  - How much charge is in the channel?
  - How fast is the charge moving?

September 7, 2006



VLSI Design - I Lect. 3

24



## Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
  - Gate – oxide – channel
- $Q_{\text{channel}} =$



September 7, 2006

VLSI Design - I Lect. 3

25

---

---

---

---

---



---

---

---

## Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
  - Gate – oxide – channel
- $Q_{\text{channel}} = CV$
- $C =$



September 7, 2006

VLSI Design - I Lect. 3

26

---

---

---

---

---

---



---

---

## Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
  - Gate – oxide – channel
- $Q_{\text{channel}} = CV$
- $C = C_g = \epsilon_{\text{ox}} WL / t_{\text{ox}} = C_{\text{ox}} WL$
- $V =$

$$C_{\text{ox}} = \epsilon_{\text{ox}} / t_{\text{ox}}$$



September 7, 2006

VLSI Design - I Lect. 3

27

---

---

---

---

---



---

---

---

## Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
  - Gate – oxide – channel
- $Q_{\text{channel}} = CV$
- $C = C_g = \epsilon_{\text{ox}} WL / t_{\text{ox}} = C_{\text{ox}} WL$  Where  $C_{\text{ox}} = \epsilon_{\text{ox}} / t_{\text{ox}} \text{ F/cm}^2$
- $V = V_{gc} - V_t = (V_{gs} - V_{ds}/2) - V_t \Rightarrow$



September 7, 2006

VLSI Design - I Lect. 3

28

---

---

---

---

---

---

---

---

## Carrier velocity

- Charge is carried by e-
- Carrier velocity  $v$  proportional to lateral E-field between source and drain
- $V =$

September 7, 2006

VLSI Design - I Lect. 3

29

---

---

---

---

---

---

---

---

## Carrier velocity

- Charge is carried by e-
- Carrier velocity  $v$  proportional to lateral E-field between source and drain
- $v = \mu E$   $\mu$  called mobility
- $E =$

September 7, 2006

VLSI Design - I Lect. 3

30

---

---

---

---

---

---

---

---

## Carrier velocity

- Charge is carried by e-
- Carrier velocity  $v$  proportional to lateral E-field between source and drain
- $v = \mu E$   $\mu$  called mobility
- $E = V_{ds}/L$
- Time for carrier to cross channel:
  - $t =$

September 7, 2006

VLSI Design - I Lect. 3

31

---

---

---

---

---

---

---

## Carrier velocity

- Charge is carried by e-
- Carrier velocity  $v$  proportional to lateral E-field between source and drain
- $v = \mu E$   $\mu$  called mobility
- $E = V_{ds}/L$
- Time for carrier to cross channel:
  - $t = L/v$

September 7, 2006

VLSI Design - I Lect. 3

32

---

---

---

---

---

---

---

## nMOS Linear I-V

- Now we know
  - How much charge  $Q_{channel}$  is in the channel
  - How much time  $t$  each carrier takes to cross

$$I_{ds} =$$

September 7, 2006

VLSI Design - I Lect. 3

33

---

---

---

---

---

---

---

## *nMOS Linear I-V*

- Now we know
  - How much charge  $Q_{channel}$  is in the channel
  - How much time  $t$  each carrier takes to cross

$$I_{ds} = \frac{Q_{channel}}{t}$$

September 7, 2006

VLSI Design - I Lect. 3

34

---

---

---

---

---

---

---

---

## *nMOS Linear I-V*

- Now we know
  - How much charge  $Q_{channel}$  is in the channel
  - How much time  $t$  each carrier takes to cross

$$I_{ds} = \frac{Q_{channel}}{t}$$

$$= \mu C_{ox} \frac{W}{L} \left( V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$= \beta \left( V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$\beta = \mu C_{ox} \frac{W}{L}$$

September 7, 2006

VLSI Design - I Lect. 3

35

---

---

---

---

---

---

---

---

## *nMOS Saturation I-V*

- If  $V_{gd} < V_t$ , channel pinches off near drain
  - When  $V_{ds} > V_{dsat} = V_{gs} - V_t$
- Now drain voltage no longer increases current

$$I_{ds} =$$

September 7, 2006

VLSI Design - I Lect. 3

36

---

---

---

---

---

---

---

---

## *nMOS Saturation I-V*

- If  $V_{gd} < V_t$ , channel pinches off near drain
  - When  $V_{ds} > V_{dsat} = V_{gs} - V_t$
- Now drain voltage no longer increases current

$$I_{ds} = \beta \left( V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat}$$

---

---

---

---

---

---

---

---

## *nMOS Saturation I-V*

- If  $V_{gd} < V_t$ , channel pinches off near drain
  - When  $V_{ds} > V_{dsat} = V_{gs} - V_t$
- Now drain voltage no longer increases current

$$I_{ds} = \beta \left( V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat}$$

$$= \frac{\beta}{2} (V_{gs} - V_t)^2$$

---

---

---

---

---

---

---

---

## *nMOS I-V Summary*

- Shockley 1<sup>st</sup> order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left( V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} (V_{gs} - V_t)^2 & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$$

---

---

---

---

---

---

---

---

## Example V-I Characteristics for MOSFETs

- We will be using a 0.6  $\mu\text{m}$  process

– From AMI Semiconductor

–  $t_{ox} = 100 \text{ \AA}$


–  $\mu = 350 \text{ cm}^2/\text{V}\cdot\text{s}$

–  $V_t = 0.7 \text{ V}$

- Plot  $I_{ds}$  vs.  $V_{ds}$

–  $V_{gs} = 0, 1, 2, 3, 4, 5$

– Use  $W/L = 4/2 \lambda$



$$\beta = \mu C_{ox} \frac{W}{L} = (350) \left( \frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}} \right) \left( \frac{W}{L} \right) = 120 \frac{W}{L} \mu\text{A}/\text{V}^2$$

September 7, 2006

VLSI Design - I Lect. 3

40

## pMOS I-V

- All dopings and voltages are inverted for pMOS


- Mobility  $\mu_p$  is determined by holes

– Typically 2-3x lower than that of electrons  $\mu_n$

– 120  $\text{cm}^2/\text{V}\cdot\text{s}$  in AMI 0.6  $\mu\text{m}$  process

- Thus pMOS must be wider to provide same current

– In this class, assume  $\mu_n / \mu_p = 2$



September 7, 2006

VLSI Design - I Lect. 3

41

## MOS Device Equations

- Ideal Shockley Equations:

1.  $I_{ds} = 0, V_{gs} - V_t \leq 0$  (cut-off or sub-threshold)

2.  $I_{ds} = \beta [(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2}]$ ,  $0 < V_{ds} < V_{gs} - V_t$  (non-saturation, linear, or triode)

3.  $I_{ds} = \frac{\beta}{2} (V_{gs} - V_t)^2$ ,  $0 < V_{gs} - V_t < V_{ds}$  (saturation)

•  $\beta$  = MOS transistor gain =  $\frac{\mu \epsilon}{t_{ox}} \left( \frac{W}{L} \right)$

•  $\mu$  = carrier mobility

•  $W$  = Channel Width

•  $L$  = Channel length

$\frac{\mu \epsilon}{t_{ox}}$  process  
 $\left( \frac{W}{L} \right)$  geometry

September 7, 2006

VLSI Design - I Lect. 3

42

## MOS Equations (continued)

- $K_p$  = process-dependent gain factor =  $\frac{\mu \epsilon}{t_{ox}} = \mu C_{ox}$
- |      | $\mu_{nbulk}$ | $\mu_{pbulk}$ | $\mu_{nsurface}$ |   |
|------|---------------|---------------|------------------|---|
| Si   | 1350          | 450           | 500              | Units of $\text{cm}^2 / (\text{V sec})$ |
| Ge   | 3600          |               |                  |   |
| GaAs | 5000          |               |                  |   |
- $\epsilon_{SiO_2} = 4$   $\epsilon_o = 4 \times 8.854 \times 10^{-14} \text{ F/cm}$
  - $t_{ox} \leq 200 \text{ \AA}$
  - For a  $1 \mu\text{m}$  process:
    - Typical  $\beta_n = 88.5 \text{ W/L } \mu\text{A/V}^2$
    - Typical  $\beta_p = 31.9 \text{ W/L } \mu\text{A/V}^2$

September 7, 2006

VLSI Design - I Lect. 3

43

## Spice/Spectre Models for MOSFETs

- LEVEL 1 – Shockley equation + some 2<sup>nd</sup>-order effects
- LEVEL 2 – Based on device physics
- LEVEL 3 – Semi-empirical – match equations to real circuits based on parameters
- BSIM3 v3 3.1 – Berkeley empirical deep sub-micron model
  - Use this one – all other models give incorrect results
    - Predict too high a  $V_t$
    - Exaggerate the body effect
    - Incorrectly calculate leakage currents (drain induced barrier lowering)
- $K_p$  – major Spice/Spectre parameter
  - 10 to 100  $\mu\text{A/V}^2$ , varies 10-20 % in manufacturing process

September 7, 2006

VLSI Design - I Lect. 3

44

## Second-Order Effects – Cannot Be Ignored

September 7, 2006

VLSI Design - I Lect. 3

45

## Threshold Voltage Body Effect

- $V_{t0}$  – Threshold voltage when  $V_{sb} = 0$
- $V_t = V_{t0} + 2 \phi_b + \frac{\sqrt{2 \epsilon_{Si} q N_A (2 \phi_b + |V_{sb}|)}}{C_{ox}}$
- $= V_{t0} + \gamma [\sqrt{2 \phi_b + |V_{sb}|} - \sqrt{2 \phi_b}]$
- $0.4 \leq \gamma \leq 1.2$
- $\gamma = \frac{t_{ox}}{\epsilon_{ox}} \sqrt{2 q \epsilon_{Si} N_A} = \frac{1}{C_{ox}} \sqrt{2 q \epsilon_{Si} N_A}$

Equivalent SPICE parameters: GAMMA, VT0

NSUB is  $N_A$ , PHI is  $\phi_s = 2 \phi_b$  (surface potential at onset of strong inversion)

September 7, 2006

VLSI Design - I Lect. 3

46

## Threshold Voltage Body Effect

- $V_{t0}$  – Threshold voltage when  $V_{sb} = 0$
- $V_t = V_{t0} + 2 \phi_b + \frac{\sqrt{2 \epsilon_{Si} q N_A (2 \phi_b + |V_{sb}|)}}{C_{ox}}$
- $= V_{t0} + \gamma [\sqrt{2 \phi_b + |V_{sb}|} - \sqrt{2 \phi_b}]$
- $0.4 \leq \gamma \leq 1.2$
- $\gamma = \frac{t_{ox}}{\epsilon_{ox}} \sqrt{2 q \epsilon_{Si} N_A} = \frac{1}{C_{ox}} \sqrt{2 q \epsilon_{Si} N_A}$

Equivalent SPICE parameters: GAMMA, VT0

NSUB is  $N_A$ , PHI is  $\phi_s = 2 \phi_b$  (surface potential at onset of strong inversion)


September 7, 2006

VLSI Design - I Lect. 3

47

## Subthreshold Region Conduction

- $I_{DS} \approx 0$ , but increases exponentially with  $V_{GS}$  &  $V_{DS}$
- Affects dynamic storage memory cells
- Use BSIM to model



September 7, 2006

VLSI Design - I Lect. 3

48



## Channel Length Modulation

- Channel length changes for short channels as  $V_{ds}$  changes
- Must now be modeled

- Effective channel length:  $L_{eff} = L - L_{short}$
- $L_{short} = \sqrt{\frac{2 \epsilon_{Si}}{q N_A} (V_{ds} - (V_{gs} - V_t))}$

Shorter length increases  $W/L$  ratio, increases  $\beta$  as  $V_{ds}$  increases

Gives a finite output impedance, not a pure current source

More accurate model (which we must use):

$$I_{ds} = \frac{K_P}{2} \frac{W}{L} (V_{gs} - V_t)^2 (1 + \lambda |V_{ds}|)$$

$\lambda$  = channel length modulation factor (Spice parameter LAMBDA)

Use SPICE LEVEL 1 to model

September 7, 2006

VLSI Design - I Lect. 3

49

## Mobility Variation

- $\mu$  =  $\frac{\text{average carrier drift velocity } (v)}{\text{Electric Field } E}$
- Decreases with increasing doping and with increasing  $T$
- $\mu$  is Spice parameter U0
- Use BSIM to model

September 7, 2006

VLSI Design - I Lect. 3

50

## Fowler-Nordheim Tunneling


- For very thin gate oxides,
- Current flows from gate to source or gate to drain by  $e^-$  tunneling through  $\text{SiO}_2$
- Exploit in *High Electron Mobility Transistor* (HEMT)

- $I_{FN} = C_1 W L E_{ox}^2 e^{-\frac{E_0}{E_{ox}}}$

- $E_{ox} = \frac{V_{gs}}{t_{ox}}$ , Electric field across gate oxide

$E_0, C_1$  are constants

Limits oxide thickness as processes are scaled – used in making EPROMS



September 7, 2006

VLSI Design - I Lect. 3

51

## Drain Punchthrough

- Drain depletion region extends to source at high voltages
  - Lose gate control of transistor
  - Used in pin I/O (pad) circuits to make Zener diodes
  - Forces voltages to be scaled down as device sizes are scaled down

September 7, 2006

VLSI Design - I Lect. 3

52

## Impact Ionization – Hot $e^-$

- For submicron gate lengths  $\ll 1 \mu\text{m}$ , a major problem
- $e^-$  get so much energy that they impact the drain, and dislodge holes, which are swept toward the grounded substrate
- Creates a substrate current
- $e^-$  may penetrate the gate oxide and cause gate current
- Degrades  $V_p$ , subthreshold current,  $\beta$
- Causes circuit failure
  - Poor DRAM refresh times, noise in mixed analog-digital circuits, latchup
- Hot holes are too slow to cause trouble

September 7, 2006

VLSI Design - I Lect. 3

53

## Solutions to Impact Ionization

- Solve with lightly-doped drains
- Drop  $V_{DD}$  to 3 V. or lower
- $I_{\text{substrate}} = I_{ds} C1 (V_{ds} - V_{dsat}) C2$
- $C1 = 2.24 \times 10^{-5} - 0.1 \times 10^{-5} V_{ds}$
- $C2 = 6.4$
- $V_{dsat} = \frac{V_{lm} L_{\text{eff}} E_{sat}}{V_{lm} + L_{\text{eff}} E_{sat}}$
- $V_{lm} = V_{gs} - V_{th} - 0.13 V_{bs} - 0.25 V_{gs}$
- $E_{sat} = 1.10 \times 10^7 + 0.25 \times 10^7 V_{gs}$

September 7, 2006

VLSI Design - I Lect. 3

54

## Spice Modeling Parameters

Parameter	nMOS	pMOS	Units	Description
VTO	0.7	0.7	volt	Threshold voltage
KP	$8 \times 10^{-5}$	$2.5 \times 10^{-5}$	A/V <sup>2</sup>	Transconductance coefficient
GAMMA	.4	.5	V <sup>0.5</sup>	Bulk threshold parameter
PHI	.37	.36	volt	Surface potential at strong inversion
LAMBDA	.01	.01	volt <sup>-1</sup>	Channel length modulation parameter
LD	$0.1 \times 10^{-6}$	$0.1 \times 10^{-6}$	meter	Lateral diffusion
TOX	$2 \times 10^{-8}$	$2 \times 10^{-8}$	meter	Oxide thickness
NSUB	$2 \times 10^{16}$	$4 \times 10^{16}$	1/cm <sup>3</sup>	Substrate doping density

- Also must use process parameters in LEVEL III model to calculate **VTO**, **KP**, **GAMMA**, **PHI**, and **LAMBDA**
- See Section 2.11 in book.

September 7, 2006


VLSI Design - I Lect. 3

55

## Small Signal AC MOSFET Model

- Linear transistor region operation only
- $$g_{ds} = \beta [(V_{gs} - V_t) - 2 V_{ds}]$$
  

$$= \lim_{V_{ds} \rightarrow 0} g_{ds} \approx \beta (V_{gs} - V_t)$$
- $$R_{channel (linear)} = \frac{1}{\beta (V_{gs} - V_t)}$$
- Model as a resistor



September 7, 2006

VLSI Design - I Lect. 3

56

## Saturation Small Signal Model

- In saturation, behaves like a current source
- $$\frac{d I_{ds}}{d V_{ds}} = \frac{d \left[ \frac{\beta}{2} (V_{gs} - V_t)^2 \right]}{d V_{ds}} = 0$$
- But channel length modulation gives this a slope
- $$g_m = \left. \frac{d I_{ds}}{d V_{gs}} \right|_{V_{ds} = \text{constant}}$$
- $$g_m (linear) = \beta V_{ds}$$
- $$g_m (sat) = \beta (V_{gs} - V_t)$$

September 7, 2006

VLSI Design - I Lect. 3

57

## Capacitance

- Any two conductors separated by an insulator have capacitance
- Gate to channel capacitor is very important
  - Creates channel charge necessary for operation
- Source and drain have capacitance to body
  - Across reverse-biased diodes
  - Called diffusion capacitance because it is associated with source/drain diffusion

September 7, 2006

VLSI Design - I Lect. 3

58

---

---

---

---

---


---

---

---

## Gate Capacitance

- Approximate channel as connected to source
- $C_{gs} = \epsilon_{ox} WL/t_{ox} = C_{ox} WL = C_{\text{permicron}} W$
- $C_{\text{permicron}}$  is typically about 2 fF/ $\mu\text{m}$



September 7, 2006

VLSI Design - I Lect. 3

59

---

---

---

---

---



---

---

---

## Diffusion Capacitance

- $C_{sb}$ ,  $C_{db}$
- Undesirable, called *parasitic* capacitance
- Capacitance depends on area and perimeter
  - Use small diffusion nodes
  - Comparable to  $C_g$  for contacted diff
  - $\frac{1}{2} C_g$  for uncontacted
  - Varies with process



September 7, 2006

VLSI Design - I Lect. 3

60

---

---

---

---

---


---

---

---

## Pass Transistors

- We have assumed source is grounded
- What if source  $> 0$ ?
  - e.g. pass transistor passing  $V_{DD}$



September 7, 2006

VLSI Design - I Lect. 3

61

---

---

---

---

---


---

---

---

## Pass Transistors

- We have assumed source is grounded
- What if source  $> 0$ ?
  - e.g. pass transistor passing  $V_{DD}$
- $V_g = V_{DD}$ 
  - If  $V_s > V_{DD} - V_t$ ,  $V_{gs} < V_t$
  - Hence transistor would turn itself off
- nMOS pass transistors pull no higher than  $V_{DD} - V_{tn}$ 
  - Called a degraded "1"
  - Approach degraded value slowly (low  $I_{ds}$ )
- pMOS pass transistors pull no lower than  $V_{tp}$



September 7, 2006

VLSI Design - I Lect. 3

62

---

---

---

---


---

---

---

---

## Pass Transistor Ckts



September 7, 2006

VLSI Design - I Lect. 3

63

---

---

---

---


---

---

---

---

## Pass Transistor Ckts



September 7, 2006

VLSI Design - I Lect. 3

64

## Effective Resistance

- Shockley models have limited value
  - *Not accurate enough for modern transistors*
  - *Too complicated for much hand analysis*
- Simplification: treat transistor as resistor
  - Replace  $I_{ds}(V_{ds}, V_{gs})$  with effective resistance  $R$ 
    - $I_{ds} = V_{ds}/R$
  - $R$  averaged across switching of digital gate
- Too inaccurate to predict current at any given time
  - *But good enough to predict RC delay*

September 7, 2006

VLSI Design - I Lect. 3

65

## Summary

- Current Characteristics of MOSFET
- Calculation of  $V_t$  and Important 2<sup>nd</sup>-Order Effects
- Small-Signal MOSFET Model
- Models in this lecture
  - *For pedagogical purposes only*
  - *Obsolete for deep-submicron technology*
  - *Real transistor parameter differences:*
    - Much higher transistor current leakage
    - Body effect less significant than predicted
    - $V_t$  is lower than predicted
- More accurate models covered later



September 7, 2006

VLSI Design - I Lect. 3

66

$$V_c = (V_s + V_d)/2 = V_s + V_{ds}/2$$

$$V_{gc} = V_g - V_c = V_g - V_s - V_{ds}/2 = (V_{gs} - V_{ds})/2$$



September 7, 2006

VLSI Design - I Lect. 3

67