

Effect of Ge Surface Nitridation on the Ge/HfO₂/Al MOS Devices

Reenu Garg, Durga Misra, and Supratik Guha

Abstract—In this paper, the effect of Ge surface nitridation on Ge/HfO₂/Al MOS capacitors has been studied. Low-frequency measurements indicated the presence of significant interface states in surface nitrided devices. As temperature decreased from 300 to 140 K, electron trapping increased monotonically in both nitrided and nonnitrided devices, but the interface state density didn't show a major fluctuation in nitrided devices as compared to nonnitrided devices. A constant voltage stress was applied on both samples to test their behavior under stress. Electron trapping was dominant in nonnitrided devices at lower stress voltages. After relaxation, detrapping was observed as devices recovered to their original state. Nitrided devices showed hole trapping after stress, but further device deterioration was observed after relaxation.

Index Terms—Ge bandgap, hysteresis, low temperature, voltage stress.

I. INTRODUCTION

GERMANIUM substrate with high- k gate dielectric films is bringing a new set of challenges in CMOS technologies. The unstable native oxide of Ge was one of the biggest obstruction in a very large-scale integration of CMOS devices in Ge. To obtain a more stable oxide, different gate stacks of Ge oxynitride (GeO _{x} N _{y}), using either thermal or plasma anodic nitridation [1], [2] or GeON with low-temperature gate oxide, were used to form Ge MOSFETs [3]. However, these gate stacks are not very scalable. But, high- k dielectrics being deposited directly on Ge [4] seem to be very promising.

Various deposition techniques have been used to deposit HfO₂ films on Ge, such as atomic layer deposition (ALD) [5], CVD [6], thermal evaporation [7], etc. But, devices made by depositing HfO₂ directly on Ge are too leaky or show significant hysteresis. This deterioration in electrical performance is mainly due to the formation of unstable interfacial layer of GeO₂ during the HfO₂ deposition. It has been found that Ge surface treatment prior to gate dielectrics deposition is effective in improving the MOS device quality. Different kinds of surface passivation have been done by forming thin Ge oxynitride [8], [9] by NH₃ annealing [10] or by SiH₄ annealing [11]. Recently, it has been demonstrated that an initial treatment of Ge surface by atomic N beam seems to improve the physical

and electrical characteristics of MOS capacitors [12]. However, interface properties of these nitrided Ge MOS devices have not been studied in detail and well understood yet. To examine the effect of surface nitridation on the electrical properties of MOS capacitors, low-temperature characterization has been done. Also, to see the effect of nitridation on the reliability of Ge/HfO₂/Al MOS capacitors, charge-trapping characteristics were investigated using a constant voltage stress at different voltage levels.

II. EXPERIMENTAL

Following a standard solvent cleaning and a deionized (DI) water rinse, n-type Ge (100) wafers (0.1 $\Omega \cdot \text{cm}$) were cleaned using a cyclical rinse of H₂O₂, HCl/H₂O, and DI water [13]. Following this, a protective layer of Ge oxide was formed by immersion in a solution of NH₄OH/H₂O₂/H₂O. The protective oxide was then removed in an ultrahigh vacuum by thermal adsorption. Following oxide adsorption, the 3.3 nm of HfO₂ films with 0.6 nm of interfacial layer were deposited on the Ge substrate in the system described elsewhere [12]. *In situ* surface-nitridation of the Ge substrates, before HfO₂ deposition, took place at 350 °C–600 °C by exposure to an atomic N beam from a remote RF source at 350 W for 30 s. Samples were then cleaned using standard m-pyrol clean before annealing at 450 °C in a forming gas environment (FGA: N₂/H₂ 5%). Al was evaporated by e-beam evaporation. Various sizes of Al gate electrode, ranging from 2×10^{-5} to $2 \times 10^{-3} \text{cm}^2$, were patterned by photolithography. After depositing aluminum as a backside metal, samples were subjected to a 350 °C forming gas anneal (FGA: N₂/H₂ 5%).

Electrical characterization was done using an HP 4145 semiconductor parameter analyzer and an HP 4284A LCR meter. CTI Cryogenics M22 closed loop helium cooled refrigeration system and Palm Beach Cryophysics model 4075 temperature controller were used for low-temperature measurements.

III. RESULTS AND DISCUSSION

Fig. 1 shows the capacitance–voltage (C – V) characteristics of nitrided and nonnitrided Ge MOS capacitors at 1 MHz. Significant reduction in hysteresis (0.03 V) of surface nitrided capacitors imply the improvement in device performance after surface nitridation. At high frequency, accumulation capacitance of nitrided devices increased by a factor of three from nonnitrided devices. It implies that surface nitridation enhanced the quality of hafnium oxide deposited as hysteresis was reduced, and/or it helped in restricting the growth of interfacial

Manuscript received July 29, 2005; revised March 25, 2006. This work was supported in part by the National Science Foundation under Award number 0140584.

R. Garg was with the Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ 07102 USA. She is now with IBM Corporation, Essex Junction, VT 05452 USA.

D. Misra is with the Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ 07102 USA.

S. Guha is with the IBM Corporation, T. J. Watson Research Center, Yorktown Heights, NY 10598 USA.

Digital Object Identifier 10.1109/TDMR.2006.881457




Fig. 1. C - V characteristics of the nitrided and nonnitrided Ge/HfO₂/Al MOS capacitors. The nitrided and nonnitrided devices show hysteresis of 0.03 V and 0.5 V, respectively.




Fig. 2. C - V characteristics of nitrided and nonnitrided Ge/HfO₂/Al MOS capacitors at different frequencies ranging from 1 kHz to 1 MHz.

layer [11]. During high-frequency measurement, therefore, the impact of series resistance makes it difficult to estimate the correct effective oxide thickness (EOT).

To analyze the effect of surface nitridation, C - V characteristics of nitrided versus nonnitrided Ge MOS capacitors were taken at frequencies ranging from 1 MHz to 1 kHz, as shown in Fig. 2. At low frequencies, there is almost no difference in the accumulation capacitance of both devices, which is clearly indicating that surface nitridation didn't affect the interfacial layer but improved the gate oxide. Nitrided samples show a significant dispersion in the inversion region as the frequency is reduced, indicating the presence of slow-interface states. Dimoulas *et al.* [9] had observed a similar dispersion in the inversion region on p-type substrate after Ge surface was treated with O and N beams. No dispersion was observed in the inversion region of nonnitrided devices. It is possible that surface nitridation is creating new slow-interface traps deep in the bandgap that were nonexistent in nonnitrided samples. On the other hand, nonnitrided samples showed dispersion in the accumulation region as a function of frequency that is mainly because of series resistance effect. This behavior is observed




Fig. 3. G_p/ω versus frequency for nitrided and nonnitrided devices. Maximum interface state density (D_{it}) is 2.9×10^{13} and $4.55 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ for the nitrided and nonnitrided Ge MOS capacitors, respectively. Inset shows the distribution of D_{it} in the bandgap.

when the conductance of gate oxide becomes comparable with the conductance associated with the series resistance of bulk. Absence of this effect in nitrided devices suggests an improvement in the gate dielectric, which was also observed in the hysteresis of these devices (Fig. 1).

To estimate the interface state density (D_{it}), G_p/ω was calculated from the measured capacitance and conductance at the gate bias of -1 to 1 V in the frequency range of 1 MHz to 1 kHz and then plotted as a function of frequency. Energy levels pertaining to gate biases from the depletion to inversion regions (as conductance method is reliable in this region) were calculated from an ideal C - V curve using oxide capacitance from experimental measurements [22]. Maximum D_{it} , which is extracted from the peak of G_p/ω versus frequency plot (Fig. 3), is 2.9×10^{13} and $4.55 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ in nitrided and nonnitrided devices, respectively. D_{it} in nitrided devices seems to be more widely distributed in Ge bandgap as compared to nonnitrided devices, as shown in the inset of Fig. 3. Also, interface states in nitrided devices are located deeper in the Ge bandgap than in nonnitrided devices. The concentration of the deep interface states in nitrided devices in the bandgap is higher than that of the maximum D_{it} estimated for nonnitrided devices. Thus, the interface states distribution observed using the conductance method in a nitrided case is due to the slow-interface states [23] not present in nonnitrided devices.

Recent studies have shown that HfO₂ has electrically active ionic defects [19] that traps and detraps rapidly, which is based on the Shockley-Read-Hall theory (SRH model) [21]. However, this detrapping process is thermally activated. Hence, detrapping decreases as temperature is lowered; this results in an increase in ΔV_{FB} . Therefore, to further investigate the nature of the traps in gate oxide as well as at interface in nitrided and nonnitrided MOS capacitors, low-temperature conductance and capacitance measurements were taken. Fig. 4 shows the flatband voltage shift (ΔV_{FB}) with respect to room temperature after considering the appropriate flatband temperature correction. A positive increase in ΔV_{FB} with the reduction in temperature shows electron trapping in both the nitrided and nonnitrided samples. Although almost a linear dependence can be seen in both devices, nitrided devices have a steeper slope in comparison to nonnitrided devices. This suggests that bulk




Fig. 4. Shift in the flatband voltage with respect to the room temperature ΔV_{FB} as a function of the temperature for the nitrided and nonnitrided Ge MOS capacitors.




Fig. 5. Interface state density (D_{it}) as a function of the temperature for both the nitrided and nonnitrided samples.

trapping in nitrided devices increases rapidly as temperature reduces compared to nonnitrided devices. Nitrogen, therefore, is believed to be contributing to the additional defects in dielectric that are being revealed at low temperature.

In nonnitrided devices, there is a difference of almost one order of magnitude in D_{it} at room temperature and 200 K, as shown in Fig. 5. Since both interface traps and bulk-oxide traps contribute to charge centroid [15], absence of any contribution of interface traps on ΔV_{FB} implies that bulk-oxide traps are dominant. No considerable variation was observed in interface state density (D_{it}) of nitrided devices as a function of temperature. This is in contrast to ΔV_{FB} , where a significant electron trapping was observed as a function of the temperature. It shows that, even though D_{it} is higher in nitrided samples, interface-trap distribution is rather stable with temperature. On the other hand, the interface-trap distribution fluctuates for nonnitrided devices. It is well known that HfO₂ has active intrinsic defects. Diffusion of nitrogen from the interface into the bulk oxide seems to modify the nature of these intrinsic defects in nitrided devices.

As the flatband voltage varies with temperature due to a change in the traps' behavior, trap-activation energies (E_T)




Fig. 6. Ionization energy levels (E_T) calculated from ΔV_{FB} with respect to 1000/K. The E_T for the nitrided devices is 110 and 25 meV (solid triangles), while for the nonnitrided it's 39 and 11 meV (empty triangles).

TABLE I
PROPERTIES OF NITRIDED VERSUS NON-NITRIDED
Ge/HfO₂/Al MOS CAPACITORS

| | Nitrided | Non-nitrided |
|---|----------------------|-----------------------|
| Hysteresis (V) | 0.03 | 0.5 |
| Interface State Density (/cm ² eV) | 2.9×10 ¹³ | 4.55×10 ¹² |
| Estimated Traps Energy levels (eV) | 0.11, 0.025 | 0.039, 0.011 |

were estimated for both the nitrided and nonnitrided devices [16]. As shown in Fig. 6, the estimated E_T s from the slope of the curve for nitrided sample are ~ 110 and 25 meV, while for nonnitrided samples they are 39 and 11 meV from the Ge conduction band edge. The observed shallow traps in both devices are rather similar except the observed deeper trap energy level in nitrided devices. Presence of this additional trap energy level confirms that the presence of nitrogen is indeed responsible for the new trap levels in the bulk oxide. Table I summarizes the effect of surface nitridation on interface traps as well as on oxide traps.

Charge-trapping characteristics were studied using a constant voltage stress to understand the device behavior, as it can affect the reliability of the devices by altering V_{FB} and the defects in gate oxide. A positive shift in V_{FB} , observed in nonnitrided devices, implies electron trapping, as shown in Fig. 7, consistent with the different gate dielectric on a silicon substrate [17], for stress voltages less than -3 V. Interestingly, nitrided devices show a totally opposite trend with the negative shift in V_{FB} , implying hole trapping as a function of the stress time. It is probably due to the nature of the defects introduced by surface nitridation in bulk oxide as observed in low-temperature measurements. On the other hand, a possible stress-induced N⁺ ion diffusion in the gate dielectric from the interface can explain the trend. To further clarify the mechanism, the devices were subjected to a substrate injection, as shown in Fig. 8. In nitrided devices, it was observed that initially V_{FB} shifts negatively, but at a higher stress level (i.e., at 2.5 and 3 V) as the stress




Fig. 7. Shift in the flatband voltage ΔV_{FB} after a constant voltage stress, under gate injection, and of various time periods for the nitrided and nonnitrided Ge MOS capacitors.




Fig. 8. Shift in the flatband voltage ΔV_{FB} after a constant voltage stress, under substrate injection, and of various time periods for the nitrided and nonnitrided Ge MOS capacitors.

time increases, it starts shifting positively, thus reducing the shift in V_{FB} . While in a nonnitrided case, negative shift keeps on increasing with stress voltage and time. Stress-induced D_{it} for both the nitrided and nonnitrided devices almost remained constant as a function of stress time at all stress levels, as shown in Fig. 9. Therefore, it can be concluded that a possible diffusion of N^+ ions in the dielectric could be the main reason of an opposite flatband voltage shift observed during gate injection. However, a maximum shift in ΔV_{FB} at -2.5 V, in comparison to -3 V, for both the nitrided and nonnitrided devices implies that two different trapping mechanisms may be taking place at the same time. Although a mixed degradation in HfO_2 has been reported earlier [18], [20], it still requires further analysis to clearly differentiate between these two types of trapping mechanisms.

Fig. 10(a) and (b) shows the transient current characteristics of both the nitrided and nonnitrided devices as a function of the stress time. An almost constant increase in the current with the stress time shows a trap-assisted tunneling taking place in nonnitrided devices. While in nitrided devices, current is almost




Fig. 9. Interface state density (D_{it}) after stress, under gate injection, and of various time periods for the nitrided and nonnitrided Ge MOS capacitors.





Fig. 10. (a) Gate current as a function of time for the nonnitrided Ge MOS capacitors for three stress voltage of -1.5 , -2.5 , and -3 V. (b) Gate current as a function of time for the nitrided Ge MOS capacitors for three stress voltage of -1.5 , -2.5 , and -3 V.




Fig. 11. Flatband voltage before stress, after a 5000-s stress, and after a 72-h relaxation for the nitrided and nonnitrided Ge MOS capacitors.




Fig. 12. Leakage-current density before stress, after a 5000-s stress at -3 V, and after a 72-h relaxation for the nitrided and nonnitrided Ge MOS capacitors.

constant at -1.5 V, implying hole trapping, which is also seen in a flatband voltage shift (Fig. 7). At higher voltage levels, an increase in the current as a function of the stress time suggests a trap-assisted tunneling as well. This also confirms the presence of two trapping mechanisms in these devices.

C - V and current-voltage (I - V) measurements were taken after three days, on the stressed devices. Figs. 11 and 12 show the V_{FB} and leakage-current density, respectively, of both the nitrided and nonnitrided devices before stress, after a 5000-s stress, and after a relaxation period of 72 h. Nonnitrided devices show a recovery from the charge-trapping damage after a relaxation period, as the flatband voltage almost comes back to their original value. For the nitrided samples, on the other hand, the flatband voltage remained slightly negative after 72 h at -3 - and -2.5 -V stress voltages, but at -1.5 V, device deterioration is worse. This further confirms that relaxation was not possible due to the presence of slow traps deep in the bandgap. These traps were possibly intrinsic to the nitrided

devices or were created during stress due to nitrogen diffusion, as discussed earlier. Leakage current in nonnitrided devices also showed recovery after the relaxation period. In nitrided devices, an almost no change in the leakage current was observed immediately after the -3 -V stress. But after relaxation, it increased up to three orders of magnitude in positive regime. Similar behavior was observed in the leakage-current characteristics of other two stresses voltages (not shown). It suggests that deeper trap levels, which are found from low-frequency and low-temperature measurements, trap the charge carrier immediately after stress, but with time these carriers detrapp and create more traps inside the bulk oxide. However, this still needs to be investigated further.

IV. CONCLUSION

Ge/HfO₂/Al MOS capacitors with nitrided and nonnitrided Ge surfaces have been characterized using low-temperature measurements with temperature ranging from 140 to 300 K. Electron trapping was found to be dominant in both the nitrided and nonnitrided devices, as temperature was decreased from 300 to 140 K. The activation energies of the trap levels responsible for electron trapping in nitrided devices are estimated to be ~ 110 and ~ 25 meV, while for the nonnitrided devices are ~ 39 and ~ 11 meV. Interface state densities in nonnitrided devices show a variation of one order of magnitude with respect to the temperature, but nitrided device does not show major fluctuations in D_{it} . Electron trapping is occurring in nonnitrided devices with stress, but hole trapping is dominant in nitrided devices due to a possible N^+ ion diffusion in the oxide. However, both devices show a mixed degradation at higher stress voltages. Nonnitrided devices seem to recover after relaxation, but a slow deterioration seems to be taking place in nitrided devices with time.

REFERENCES

- [1] O. J. Gregory, E. E. Crisman, L. Pruitt, D. J. Hymes, and J. J. Rosenberg, "Electrical characterization of some native insulators on germanium," in *Proc. Mater. Res. Soc. Symp.*, 1987, vol. 76, pp. 307–311.
- [2] Z. Sun and C. Liu, "Plasma anodic oxidation and nitridation of Ge(111) surface," *Semicond. Sci. Technol.*, vol. 8, no. 9, pp. 1779–1782, Sep. 1993.
- [3] H. Shang, H. Okorn-Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A. Cordes, H.-S. P. Wong, E. C. Jones, and W. E. Haensch, "High mobility p-channel Ge MOSFETs with a thin Ge oxynitride gate dielectric," in *IEDM Tech. Dig.*, 2002, pp. 441–443.
- [4] C. O. Chui, H. Kim, D. Chi, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, "A sub-400 °C germanium MOSFET technology with high- k dielectric and metal gate," in *IEDM Tech. Dig.*, 2002, pp. 437–440.
- [5] C. Chui, H. Kim, P. C. McIntyre, and K. Saraswat, "Atomic layer deposition of high- k dielectric for germanium MOS applications-substrate surface preparation," *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 274–276, May 2004.
- [6] W. P. Bai, N. Lu, J. Liu, A. Ramirez, D. L. Kwong, D. Wristers, A. Ritenour, L. Lee, and D. Antoniadis, "Ge MOS characteristics with CVD HfO₂ gate dielectrics and TaN gate electrode," in *VLSI Symp. Tech. Dig.*, 2003, pp. 121–122.
- [7] R. Garg, P. K. Swain, and D. Misra, "Ge MOS capacitors with thermally evaporated HfO₂ as gate dielectric," *J. Electro Chem. Soc.*, vol. 153, no. 2, pp. F29–F34, 2006.
- [8] C. O. Chui, S. Ramanathan, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, "Germanium MOS capacitors incorporating ultrathin high- k gate dielectric," *IEEE Electron Device Lett.*, vol. 23, no. 8, pp. 473–475, Aug. 2002.

- [9] A. Dimoulas, G. Mavrou, G. Vellianitis, E. Evangelou, N. Boukos, M. Houssa, and M. Caymax, "HfO₂ high- κ gate dielectrics on Ge (100) by atomic oxygen beam deposition," *Appl. Phys. Lett.*, vol. 86, no. 3, p. 032908, Jan. 2005.
- [10] N. Wu, Q. Zhang, C. Zhu, C. C. Yeo, S. J. Whang, D. S. H. Chan, M. F. Li, B. J. Cho, A. Chin, D. L. Kwong, A. Y. Du, C. H. Tung, and N. Balasubramanian, "Alternative surface passivation on germanium for metal-oxide-semiconductor applications with high- k gate dielectrics," *Appl. Phys. Lett.*, vol. 84, p. 3741, 2004.
- [11] N. Wu, Q. Zhang, C. Zhu, C. C. Yeo, S. J. Whang, D. S. H. Chan, A. Y. Du, N. Balasubramanian, M. F. Li, A. Chin, J. K. O. Sin, and L. Kwong, "A TaN-HfO₂-Ge pMOSFET with novel SiH₄ surface passivation," *IEEE Electron Device Lett.*, vol. 25, no. 9, pp. 631–633, Sep. 2004.
- [12] J. Chen, N. A. Bojarczuk, J. H. Shang, M. Copel, J. B. Hannon, J. Karasinski, E. Preisler, S. K. Banerjee, and S. Guha, "Ultrathin Al₂O₃ and HfO₂ gate dielectrics on surface-nitrated Ge," *IEEE Trans. Electron Devices*, vol. 51, no. 9, pp. 1441–1447, Sep. 2004.
- [13] H. Okumura, T. Akane, and S. Matsumoto, "Carbon contamination free Ge(100) surface cleaning for MBE," *Appl. Surf. Sci.*, vol. 125, no. 1, pp. 125–128, Jan. 1998.
- [14] J. L. Gavartin, A. L. Shluger, A. S. Foster, and G. I. Bersuker, "The role of nitrogen-related defects in high- k dielectric oxides: Density-functional studies," *J. Appl. Phys.*, vol. 97, no. 5, p. 053704, Mar. 2005.
- [15] N. A. Chowdhary, R. Garg, and D. Misra, "Charge trapping and interface characteristics of thermally evaporated HfO₂," *Appl. Phys. Lett.*, vol. 85, no. 15, pp. 3289–3291, Oct. 2004.
- [16] M. V. Fischetti, R. Gastaldi, F. Maggioni, and A. Modelli, "Slow and fast states induced by hot electrons at Si–SiO₂ interface," *J. Appl. Phys.*, vol. 53, no. 4, pp. 3136–3144, Apr. 1982.
- [17] W.-Y. Loh, B. J. Cho, M. S. Joo, M.-F. Li, D. S. H. Chan, S. Mathew, and D.-L. Kwong, "Charge trapping and breakdown mechanism in HfAlO/TaN gate stack analyzed using carrier separation," *IEEE Trans. Device Mater. Rel.*, vol. 4, no. 4, pp. 696–703, Dec. 2004.
- [18] A. Kerber, E. Cartier, G. Groeseneken, H. E. Maes, and U. Schwalke, "Stress induced charge trapping effects in SiO₂/Al₂O₃ gate stacks with TiN electrodes," *J. Appl. Phys.*, vol. 94, no. 10, pp. 6627–6630, Nov. 2003.
- [19] G. Ribes, J. Mitard, M. Denais, S. Bruyere, F. Monsieur, C. Parthasarathy, E. Vincent, and G. Ghibaudo, "Review on high- k dielectrics reliability issues," *IEEE Trans. Device Mater. Rel.*, vol. 5, no. 1, pp. 5–19, Mar. 2005.
- [20] L. Kang, B. H. Lee, W.-J. Qi, Y. Jeon, R. Nieh, S. Gopalan, K. Onishi, and J. C. Lee, "Electrical characteristics of highly reliable ultrathin hafnium oxide gate dielectric," *IEEE Electron Device Lett.*, vol. 21, no. 4, pp. 181–183, Apr. 2000.
- [21] E. H. Nicollian and J. J. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. Hoboken, NJ: Wiley, 2003, p. 114.
- [22] H. C. Casey, Jr., *Devices For Integrated Circuit: Silicon and III–V Compound Semiconductors*. Hoboken, NJ: Wiley, 1999, p. 310.
- [23] V. V. Afanas'ev, Y. G. Fedorenko, and A. Stesmans, "Interface traps and dangling-bond defects in (100)Ge/HfO₂," *Appl. Phys. Lett.*, vol. 87, no. 3, p. 032107, Jul. 2005.



Reenu Garg received the M.S. and Ph.D. degrees both in computer engineering from New Jersey Institute of Technology, Newark, in 2002 and 2006, respectively.

Currently, she is with the IBM Corporation, Essex Junction, VT.



Durga Misra received the M.S. and Ph.D. degrees both in electrical engineering from the University of Waterloo, Waterloo, ON, Canada, in 1985 and 1988, respectively.

Since the fall of 1988, he has been a Faculty Member with the Department of Electrical and Computer Engineering, New Jersey Institute of Technology (NJIT), Newark where he is currently a Full Professor. In 1997, he worked on plasma-charging damage to CMOS devices at the VLSI Research Department, Bell Laboratories, Lucent Technologies.

He is currently a Distinguished Lecturer of the Electron Device Society. His current research focus is the deep-submicrometer CMOS gate stacks and device reliability.

Dr. Misra received several research awards from the National Science Foundation, NASA, and various industries. He served as the Chair of the IEEE North Jersey Section for two years and subsequently received the IEEE Regional Activities Board's International Leadership Award. He has organized many international symposiums on the solid-state science and technology field during the technical meetings of the Electrochemical Society and IEEE.

Supratik Guha received the Ph.D. degree in materials science from the University of Southern California, Los Angeles, in 1991.

He is currently a Senior Manager of semiconductor materials and devices with the IBM T. J. Watson Research Center, Yorktown Heights, NY.