# Range sensor using FPGA



By: Yuvraj Patel ECE 641 Prof. Ali Akansu

#### Introduction

#### What is Range Sensor?

• Range sensor captures the three-dimensional (3-D) representation of the object, mainly used for measuring depth of the nearest surface.

#### Working Mechanism

• Ultrasonic range sensor uses SONAR for detecting objects and the distance. A similar technique is used by ships and bats to detect objects underwater and in the absence of light.


#### Uses and implementation


- Autonomous vehicles
- Robotic Obstacle detection
- Manufacturing industry

#### Introduction

#### Materials used for project

- HC-SR04 Ultrasonic sensor
  - This economical sensor provides 2cm to 400cm of non-contact measurement functionality with a ranging accuracy that can reach up to 3mm.
  - A 10µS TTL trigger pulse needs to be instantiate for time calculation of the received signal.
  - Operating voltage is DC 5V and operating current is 15mA.
- Altera DE2-70 FPGA board and jumper cables





• The main counter is initialized in the first VHDL file.

• Distance is calculated in centimeters, by doing calculation on the pulse width.

```
signal reset counter : std logic ;
signal outputcounter: std logic vector (23 downto 0);
   trigg : binary_counter generic map (24) port map (clk=> clk,enable => '1', reset =>reset_counter,q=>outputcounter);
   process (clk)
       constant ms250 :std logic vector (23 downto 0):= "101111101011110000100000";
      constant ms250add100us :std_logic_vector (23 downto 0):= "10111110110011111010000";
          if (outputcounter > ms250 and outputcounter < ms250add100us) then</pre>
              trigger<= '1';
              trigger<= '0';
          end if ;
          reset counter <= '0';
              reset counter <='1';
          end if;
       end process:
end behavioral;
```

• Distance is calculated in centimeters, by doing calculation on the pulse width.

```
entity BCDconverter is
    port
    (
        DistanceInput : in std_logic_vector(8 downto 0);
        hundreds : out std_logic_vector(3 downto 0);
        tens : out std_logic_vector(3 downto 0);
        unit : out std_logic_vector(3 downto 0)
    );
end entity;
```

```
architecture behavioral of BCDconverter is
process(DistanceInput)
   variable i : integer := 0;
   variable bcd: std logic vector (20 downto 0);
       bcd := (others => '0');
       bcd(8 downto 0) := DistanceInput;
       --double-dabble algorithum to convert the binary number
       for i in 0 to 8 loop
       bcd(19 downto 0):= bcd(18 downto 0) & '0';
        if (i<8 and bcd(12 downto 9) > "0100") then
           bcd(12 downto 9) := bcd(12 downto 9) + "0011";
         if (i<8 and bcd(16 downto 13) > "0100") then
           bcd(16 downto 13) := bcd(16 downto 13) + "0011";
         if (i<8 and bcd(20 downto 17) > "0100") then
           bcd(20 downto 17) := bcd(20 downto 17) + "0011";
        end if;
       end loop;
       hundreds <= bcd(20 downto 17);
       tens <= bcd(16 downto 13);
       unit <= bcd(12 downto 9);</pre>
end process;
end behavioral:
```

• Binary value of the distance is converted to BCD format for the sevensegment display module.

```
signal distanceout: std_logic_vector (8 downto 0);
signal triggout : std_logic;

begin

trigger_gen : TriggerGenerator port map (clk =>fpgaclk,trigger=>triggout);

pulsewidth : Distance_Calcualtion port map (clk =>fpgaclk,calculation_reset => triggout,pulse=>pulse,distance=>distanceout);

BCDCov : BCDconverter port map (DistanceInput=>distanceout,hundreds=>meters,tens=>decimeter,unit=>centimeter);

triggerOut<= triggout;
end behavioral;</pre>
```

• Port mapping is executed in the range sensor VHDL file to connect different components.


```
entity UltraSonic is

port
(
    clk : in std_logic;
    pulse_pin : in std_logic;
    trigger_pin : out std_logic;
    op0,op1,op2,op3 : out std_logic_vector(6 downto 0)
);
end entity;
```


```
Signal Ai: std logic vector (3 downto 0);
Signal Bi: std logic vector (3 downto 0);
Signal Ci: std_logic_vector (3 downto 0);
Signal Di: std_logic_vector (3 downto 0);
Signal sensor_meter: std_logic_vector (3 downto 0);
Signal sensor centimeter: std logic vector (3 downto 0);
Signal sensor_decimeter: std_logic_vector (3 downto 0);
uu3: RangeSensor port map (fpgaclk=> clk, pulse=> pulse_pin,triggerOut=> trigger_pin,meters=> sensor_meter,decimeter => sensor_decimeter,centim
        Ai <= sensor centimeter;
        Bi <= sensor decimeter;</pre>
        Ci <= sensor meter;</pre>
        Di <= "0000";
        z0: seg7 port map(Ai,op0);
        z1: seg7 port map(Bi,op1);
        z2: seg7 port map(Ci,op2);
        z3: seg7 port map(Di,op3);
```

• The seven segment driver and the range sensor are connected here.

# Output video, pin planner and LE of the VHDL project



Flow Status	Successful - Thu Dec 17 05:26:34 2020
Quartus II Version	9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name	UltraSonic
Top-level Entity Name	UltraSonic
Family	Cyclone II
Device	EP2C70F896C6
Timing Models	Final
Met timing requirements	N/A
Total logic elements	150
Total combinational functions	150
Dedicated logic registers	55
Total registers	55
Total pins	31
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0



#### **Future Goals and discussion**

- Implementation Machine learning algorithm to determine what type of object is Infront of the sensor.
- Mounting the range sensor with a servo motor, to provide a 360° 3-D representation of the object.
- Modifying the VHDL code for using the sensor with an autonomous car, for generating a map of surrounding area.

# Thank you!!