Hierarchically-structured arrays of processors have been widely used in the low- and the intermediate-level phases of image processing and computer vision (IP&CV). Mapping techniques for non-deterministic IP&CV algorithms and systems of this type were introduced elsewhere by Ziavras. High performance mapping techniques for deterministic IP&CV algorithms are proposed in this paper.
Return to the "selected publications" page