VLSI Design - II : Design With

VHDL

Prof. D. Misra

INTRODUCTION

Finite State Machines

Array Example: Binary Comparator

Test, Timing & Optimization Slides

ModelSim and Mentor Graphics Tutorial

Synthesis Tips