Creating Design using Mentor Graphics HDL tools

Course: ECE 758

This tutorial is intended to teach basics of automated design using Mentor graphic tools. VHDL will be used as HDL for simulation and synthesis. Some introduction to Verilog is desired but not necessary. Following are the steps for complete automated design. Click on appropriate link to learn about it.